

Product Features

- High dynamic range downconverter with integrated LO and IF amplifiers
- Dual channels for diversity
- +29.5 dBm Input IP3
- +10 dBm Input P1dB
- RF: 1700 2000 MHz
- IF: 65 250 MHz
- +5V Single supply operation
- Pb-free 6mm 28-pin QFN package
- Low-side LO configuration
- Common footprint with other UMTS/cellular versions

Specifications⁽¹⁾

Product Description


The CV211-1A is a dual-channel high-linearity downconverter designed to meet the demanding performance, functionality, and cost goals of current and next generation mobile infrastructure basestations. It provides high dynamic range performance in a low profile surface-mount leadless package that measures 6 x 6 mm square.

It is ideally suited for high dynamic range receiver front ends using diversity receive channels. Functionality includes frequency conversion and IF amplification, while an integrated LO driver amplifier powers the passive mixer. The MCM is implemented with reliable and mature GaAs MESFET and InGaP HBT technology.

Typical applications include frequency downconversion used in PCS/DCS 2.5G and 3G mobile base transceiver stations.

Functional Diagram

Product Information



Parameters	Units	Min	Тур	Max	Comments
RF Frequency Range	MHz		1700 - 2000		
LO Frequency Range	MHz		1450 - 1935		
IF Frequency Range	MHz		65 - 250		See note 2
% Bandwidth around IF center frequency	%		±7.5		See note 3
IF Test Frequency	MHz		240		
SSB Conversion Gain	dB	8	10	12	Temp = $25 ^{\circ}C$
Gain Drift over Temp (-40 to 85 °C)	dB	-1.5	±0.5	+1.5	Referenced to +25 °C
Input IP3	dBm	+25	+29.5		See note 4
Input IP2	dBm	+33	+38		See note 4
Input 1 dB Compression Point	dBm		+10		See note 4
Noise Figure	dB		10.5		See note 5
LO Input Drive Level	dBm	-2.5	0	+2.5	
LO-RF Isolation	dB		8		$P_{LO} = 0 dBm$
LO-IF Isolation	dB		32		$P_{LO} = 0 dBm$
Branch-Branch Isolation	dB		45		
Return Loss: RF Port	dB		18		
Return Loss: LO Port	dB		15		
Return Loss: IF Port	dB		14		
Operating Supply Voltage	V		+5		
Supply Current	mA	320	380	475	
Thermal Resistance	°C / W			27	
Junction Temperature	°C			160	See note 6

1. Specifications when using the application specific circuit (shown on page 3) with a low side LO = 0 dBm and IF = 240 MHz in a downconverting application at 25 °C.

Spectrations when using the application spectre circuit (shown on page 5) what a low side D = 0 to that in a downconverting application at 25° C. If matching components affect the center IF frequency. Proper component values for other IF center frequencies than shown can be provided by emailing to applications engineering@wj.com. The IF bandwidth of the converter is defined as 15% around any center frequency in its operating IF frequency range. The bandwidth is determined with external components. Specifications are valid around the total $\pm 7.5\%$ bandwidth. ie. with a center frequency of 240 MHz, the specifications are valid from 240 ± 18 MHz. 3

Assumes the supply voltage = +5 V. IIP3 is measured with $\Delta f = 1$ MHz with RF_{in} = -5 dBm / tone.

Assumes LO injection noise is filtered at the thermal noise floor, -174 dBm/Hz, at the RF, IF, and Image frequencies. The maximum junction temperature ensures a minimum MTTF rating of 1 million hours of usage.

Absolute Maximum Rating

Parameter	Rating	Orderii
Operating Case Temperature	-40 to +85 °C	Part No
Storage Temperature	-55 to +150 °C	Fart NO
DC Voltage	+5.5 V	CV211-1A
Junction Temperature	+220 °C	CV211-1A

ing Information

Part No.	Description
CV211-1AF	PCS/DCS-band Dual-Branch Downconverter (lead-free/RoHS-compliant OFN Pkg)
CV211-1APCB240	Fully Assembled Eval. Board, IF = 240MHz


Operation of this device above any of these parameters may cause permanent damage.

Specifications and information are subject to change without notice

The Communications Edge TM


Product Information

Device Architecture / Application Circuit Information



Typical Downconverter Performance Chain Analysis (Each Branch)									
	a i Input Input yr a			Cumulative Performance					
Stage	Gain (dB)	P1dB (dBm)	Input IP3 (dBm) (dB)	NF (dB)	Current (mA)	Gain (dB)	Input P1dB (dBm)	Input IP3 (dBm)	NF (dB)
LO Amp / MMIC Mixer	-9	11	30	9.3	80	-9	11	30	9.3
IF Amplifier	19	2	22	1.8	150	10	8	27.5	11
CV211-1A	Cu	mulative l	Performan	ce	380*	10	+8	+27.5	11


* The 2nd branch includes another mixer and IF amplifier, which increases the total current consumption of the MCM to be 380 mA.



CV211-1A: The application circuit can be broken up into three main functions as denoted in the colored dotted areas above: RF/IF diplexing (blue), IF amplifier matching (green), and dc biasing (purple). There are various placeholders for chip components in the circuit schematic so that a common PCB can be used for all WJ dual-branch converters. Further details are given in the Application Note located on the website titled "CV2xx Series - PWB Design Guidelines".

External Diplexer: This is only used with the cellular-band CV products. The mixer performs the diplexing internally for the CV211-1A; therefore the components shown in the diplexer section should be not be loaded except for L3, L10, L7, and L11, which should contain a 0Ω jumper.

Printed Circuit Board Material: .014" FR-4, 4 layers, .062" total thickness




IF Amplifier Matching: The IF amplifier requires matching elements to optimize the performance of the amplifier to the desired IF center frequency. Since IF bandwidths are typically on the order of 5 to 10%, a simple two element matching network, in the form of either a high-pass or low-pass filter structure, is sufficient to match the MMIC IF amplifier over these narrow bandwidths. Proper component values for other IF center frequencies can be provided by emailing to applications.engineering@wj.com.


DC biasing: DC bias must be provided for the LO and IF amplifiers in the converter. R1 sets the operating current for the last stage of the LO amplifier and is chosen to optimize the mixer LO drive level. Proper RF chokes and bypass capacitors are chosen for proper amplifier biasing at the intended frequency of operation. The "+5 V" dc bias should be supplied directly from a voltage regulator.

Specifications and information are subject to change without notice

Product Information

Application Circuit: IF = 240 MHz (CV211-1APCB240) RF = 1800 – 2000 MHz, IF = 240 MHz





Circuit Board Material: .014" FR-4, 4 layers, .062" total thickness

Bill of Materials				
Ref. Desig.	Component	Size		
R1	11.3 Ω chip resistor	0805		
R2, R3, R4, L3, L7 L10, L11	0Ω chip resistor	0603		
R6, R7	3.3 Ω chip resistor	0603		
C1, C5, C10, C15	1000 pF chip capacitor	0603		
C4, C11	2 pF chip capacitor	0603		
C6, C12, C14	.018 µF chip capacitor	0603		
C7, C13	100 pF chip capacitor	0603		
L1	120 nH chip inductor	0603		
L4, L8	56 nH chip inductor	0603		
L5, L9	100 nH chip inductor	0805		
C2, C3, C8, C9, C16 C17, C19, C20, C21 C22, L2, L6	Shown on silkscreen, but not used in actual circuit.			
U1	CV211-1A WJ Converter	QFN		




The Communications Edge TM


Product Information

CV211-1AF Mechanical Information

This package is lead-free/RoHS-compliant. It is compatible with both lead-free (maximum 260°C reflow temperature) and leaded (maximum 245°C reflow temperature) soldering processes. The plating material on the pins is annealed matter tin over copper.



Mounting Configuration / Land Pattern



USE 1 OZ. COPPER MINIMUM.

8. ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.

Product Marking

The component will be lasermarked with a "CV211-1AF" product label with an alphanumeric lot code on the top surface of the package.

Tape and reel specifications for this part will be located on the website in the "Application Notes" section.

ESD / MSL Information

Caution! ESD sensitive device.

ESD Rating:Class 1BValue:Passes ≥ 500V to <1000V</td>Test:Human Body Model (HBM)Standard:JEDEC Standard JESD22-A114

ESD Rating:	Class III
Value:	Passes $\geq 500V$ to $<1000V$
Test:	Charged Device Model (CDM)
Standard:	JEDEC Standard JESD22-C101

MSL Rating: Level 2 at +260°C convection reflow Standard: JEDEC Standard J-STD-020

Functional Pin Layout

Pin	Function	Pin	Function
1	Channel 1 Mixer RF Input	15	N/C or GND
2	GND	16	GND
3	LO Amp Bias	17	LO input
4	GND	18	GND
5	N/C or GND	19	N/C or GND
6	GND	20	GND
7	, Channel 2 Mixer / RF Input		+5 V
8	GND	22	GND
9	Channel 2 Mixer / IF Output	23	Channel 1 IF Amp Output / Bias
10	GND	24	GND
11	1 Channel 2 IF Amp Input		Channel 1 IF Amp Input
12	GND	26	GND
13	13 Channel 2 IF Amp Output / Bias		Channel 1 Mixer IF Output
14	GND	28	GND

Specifications and information are subject to change without notice

4.20

BACK SIDE